EDA软件公司Synopsys招人/同组内推/软硬件背景均可/不限经验/地点可选/解决身份

EDA公司大量找人，软硬件背景均可，双修加分；
经验不限，地点美东美西均可，国内的小伙伴也可以申请，公司协助办工作签证&&绿卡。
对内推有兴趣/对职位有问题的朋友，请发英文简历至：

您好！
本帖隐藏的内容需要积分高于 10 才可浏览
您当前积分为 0。
使用VIP即刻解锁阅读权限或查看其他获取积分的方式

游客，您好！
本帖隐藏的内容需要积分高于 10 才可浏览
您当前积分为 0。
VIP即刻解锁阅读权限 或 查看其他获取积分的方式

附一个JD供参考吧，实际要求不高，软硬件略懂其一即可。
=====================================
Job Description and Requirements

Synopsys Inc. is looking for a full time candidate to work on the industry's leading and fastest emulation system, Zebu Server, which offers the industry's largest design capacity, supporting SOC chips as large as 10 billion gates based on high-density 20 nano-meter FPGA technology. In Zebu emulation flow, the design under test is partitioned into multiple parts, each of which is compiled into a low-level binary bit-stream that can be downloaded and run on an underlying FPGA in the emulation hardware. This role will work in a global multi-site team specializing in areas such as logic partitioning, placement and routing, pin assignment, static timing analysis, and timing performance optimization to design and develop the next generation emulation backend technologies used in Zebu software tools. The responsibilities include innovating good ideas to solve challenging practical problems, developing a software program based on the selected innovative idea, and demonstrating the effectiveness of it by running benchmarking designs and comparing the results.
Job requirements:
1.    MS/Ph.D. Degree in Computer Science, Computer Engineering, or Electrical Engineering.
2.    12+ years of software development experience in developing and testing large C++ applications in Linux environment.
3.    Ability to understand complex problems and propose creative and efficient solutions
4.    Experience with efficient algorithm and data structure design.
5.    Understanding of digital logic design, FPGA architecture, and hardware description language (like Verilog, System Verilog).
6.    EDA knowledge preferred, especially in partitioning, place-and-route, static timing analysis, synthesis or timing closure for large capacity and high-performance designs.
7.    Machine learning experience is preferred but not mandatory.
8.    Highly developed interpersonal skills and the ability to work well either in a team-based environment or autonomously.

“12+ years”和 “实际要求不高，软硬件略懂其一即可”哪个才是真的。。。New Graduate招吗？

goodluckall 发表于 2021-11-30 21:03
好奇eda公司的包裹是大厂同级sde的几分之几
都是软工

给我的感觉是Base差不多，但bonus和stock会少一些。
但是要求也不太一样，EDA对Fresh的软件开发要求相对低一些，最好软硬件都略懂，了解硬件/芯片流程。
个人感觉招人的时候跟硬件公司battle更多一些。。。

Angevil 发表于 2021-12-1 17:13
“12+ years”和 “实际要求不高，软硬件略懂其一即可”哪个才是真的。。。New Graduate招吗？

情况是老板手里有若干HeadCount，各种Level都可以招；New Graduate也可以的。
贴一个JD是供参考啦，可以大概看看工作内容，要求可以忽略。

好奇eda公司的包裹是大厂同级sde的几分之几
都是软工

已发邮件 **ning92@gmail.com， 感谢！

已发邮件，感谢楼主！ bosi*****1@gmail.com

软硬件略懂其一，，这个面试的时候会问什么啊，ng，软件的话会问leetcode什么级别的题啊

orphie2020 发表于 2021-12-2 07:27
给我的感觉是Base差不多，但bonus和stock会少一些。
但是要求也不太一样，EDA对Fresh的软件开发要求相对 ...

问下 如果做芯片后端的话 能给面试机会么 还是说必须绿卡才能给面试机会

y***a@usc.edu 已发求内推感谢！